Posted in

GPU SOC Design Engineer

GPU SOC Design Engineer

CompanyIntel
LocationFolsom, CA, USA
Salary$139710 – $197230
TypeFull-Time
DegreesBachelor’s, Master’s
Experience LevelMid Level, Senior

Requirements

  • Bachelors degree in Electrical, Computer Engineering with 4+ Years relevant experience in the semiconductor industry
  • OR Masters degree in Electrical, Computer Engineering with 3+ years relevant experience in the semiconductor industry
  • 4+ years of experience in/with Verilog and system verilog, synthesizeable RTL
  • 4+ years of experience in/with modern design techniques and energy-efficient/low power logic design and power analysis
  • 4+ years of experience in/with Computer Architecture
  • 4+ years of experience in/with GPU

Responsibilities

  • Designing and/or integrating IP for a discrete graphics SoC
  • Working or assisting in architecture, design, implementation, formal verification, emulation and validation of discrete graphics SoC products
  • Creating a design to produce key assets that help improve product KPIs for discrete graphics products
  • Working with SoC Architecture and platform architecture teams to establish silicon requirements
  • Making appropriate design trade off balancing risk, area, power, performance, validation complexity and schedule
  • Creating micro architectural specification document for the design
  • Working with external vendors on tools or IPs required for the development of micro-architecture, design and design qualification of custom silicon designs
  • Driving vendor’s methodology to meet world class silicon design standards
  • Architecting area and power efficient low latency designs with scalabilities and flexibilities
  • Power and Area efficient RTL logic design and DV support
  • Running tools to ensure lint-free and CDC/RDC clean design, VCLP
  • Synthesis and timing constraints

Preferred Qualifications

  • Experience with FPGA emulation, silicon bring-up, characterization and debug
  • Experience in multiple tape-outs reaching production with first pass silicon